December 2001

LF155/LF156/LF256/LF257/LF355/LF356/LF357 JFET Input Operational Amplifiers General Description Logarithmic amplifiers

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FET™ Technology). These amplifiers feature low input bias and offset currents/low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

National Semiconductor

Features

Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance — very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (5,000 pF) without stability problems
- n Internal compensation and large differential input voltage capability

Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- \blacksquare Wideband, low noise, low drift amplifiers

- **n** Photocell amplifiers
- Sample and Hold circuits

Common Features

- Low input bias current: 30pA
- Low Input Offset Current: 3pA
- High input impedance: $10^{12}Ω$
-
-

Uncommon Features

Simplified Schematic

LF155/LF156/LF256/LF257/LF355/LF356/LF357

 JFET Input

Operational

 Amplifiers

- Low input noise current: $0.01 \text{ pA}/\sqrt{\text{Hz}}$
- High common-mode rejection ratio: 100 dB
- Large dc voltage gain: 106 dB

Absolute Maximum Ratings [\(Note 1\)](#page-2-0)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Electrical Characteristics

[\(Note 3\)](#page-2-0)

www.national.com 2

DC Electrical Characteristics (Continued) $(Mota 3)$

LF155/LF156/LF256/LF257/LF356/LF356/LF357 **LF155/LF156/LF256/LF257/LF355/LF356/LF357**

DC Electrical Characteristics

 $T_A = T_J = 25^{\circ}C$, $V_S = \pm 15V$

AC Electrical Characteristics

 $T_A = T_J = 25^{\circ}C$, $V_S = \pm 15V$

Notes for Electrical Characteristics

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA} , and the ambient temperature, T_A. The maximum available power dissipation at any temperature is P_D=(T_{JMAX}-T_A)/θ_{JA} or the 25°C P_{dMAX}, whichever is less.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: Unless otherwise stated, these test conditions apply:

Notes for Electrical Characteristics (Continued)

and V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.

Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5µV/˚C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.

Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T_J = T_A + θ_{JA} Pd where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

Note 7: Settling time is defined here, for a unity gain inverter connection using 2 kΩ resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF357, A_V = -5, the feedback resistor from output to input is 2kΩ and the output step is 10V (See Settling Time Test Circuit).

Note 8: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical DC Performance Characteristics Curves are for LF155 and LF156 unless otherwise specified.

www.national.com 4

LF155/LF156/LF256/LF257/LF356/LF356/LF357 **LF155/LF156/LF256/LF257/LF355/LF356/LF357**

Typical DC Performance Characteristics Curves are for LF155 and LF156 unless otherwise specified. (Continued)

LF155/LF156/LF256/LF255/LF356/LF356/LF357 **LF155/LF156/LF256/LF257/LF355/LF356/LF357**

Application Hints (Continued)

reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

- V_{OS} is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V⁺
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is $\approx 0.5 \mu V$ / ˚C/mV of adjustment
- Typical overall drift: 5μ V/ $^{\circ}$ C \pm (0.5 μ V/ $^{\circ}$ C/mV of adj.)

Driving Capacitive Loads

* LF155/6 R = 5k

Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability. $C_{L(MAX)} \approx 0.01 \mu F$. Overshoot ≤ 20%

Settling time $(t_s) \approx 5 \mu s$

LF357. A Large Power BW Amplifier

For distortion $\leq 1\%$ and a 20 Vp-p V_{OUT} swing, power bandwidth is: 500kHz.

Typical Applications Settling Time Test Circuit $2k, 0.1%$ -15V $2k$, 0.1%
* 400, 0.1% **10V** LF355/6/7 4416 VOUT a
* 5k, 0.1%
* 1.0k, 0.1% SUMMING
NODE 5k, 0.1% $2N4416$ +15V OSCILLOSCOPE 21 00564616 • Settling time is tested with the LF155/6 connected as unity gain inverter and LF357 connected for $A_V = -5$ • FET used to isolate the probe capacitance • Output = 10V step • $A_V = -5$ for LF357 Large Signal Inverter Output, V_{OUT} (from Settling Time Circuit) **LF355 LF357** SV/DIV sv/DIV

00564617

00564618

LF356

1 μ s/DIV

 $2 \mu s/DIV$

www.national.com 12

SV/DIV

00564619

1 μ s/DIV

Low Drift Adjustable Voltage Reference

00564620

- Δ $\rm V_{\rm OUT}/\Delta T$ = $\pm 0.002\%$ / $\rm ^{\circ}C$
- All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2: V_{OUT} adjust
- Use LF155 for
	- \blacksquare Low $I_{\rm B}$
	- \blacksquare Low drift
	- Low supply current

Fast Logarithmic Converter

- Dynamic range: $100\mu A \leq I_i \leq 1 \text{ mA}$ (5 decades), $|V_O| = 1 \text{ V/decade}$
- Transient response: 3µs for $\Delta I_i = 1$ decade
- C1, C2, R2, R3: added dynamic compensation
- V_{OS} adjust the LF156 to minimize quiescent error
- R_T: Tel Labs type Q81 + 0.3% °C

 $\overline{}$

$$
V_{\text{OUT}}| = \left[1 + \frac{R2}{R_T}\right] \frac{kT}{q} \text{ in } V_i \left[\frac{R_r}{V_{REF\ Ri}}\right] = \log V_i \frac{1}{R_i I_r} R2 = 15.7k, R_T = 1k, 0.3\% / \text{°C (for temperature compensation)}
$$

• Full-scale response time: 3µs

 $0.01 \ \mu F$

 \mathbf{r} –15 V

00564632

ဝ
–15V

Wide BW Low Noise, Low Drift Amplifier

• Parasitic input capacitance C1 \simeq (3pF for LF155, LF156 and LF357 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: R2 C2 \simeq R1 C1.

 $I_{\text{OUT}(MAX)}$ = 150mA (will drive R_L≥ 100Ω)

$$
\frac{\Delta V_{\text{OUT}}}{\Delta T} = \frac{0.15}{10^{-2}} V / \mu s \text{ (with } C_{L} \text{ shown)}
$$

• No additional phase shift added by the current amplifier

LF155/LF156/LF256/LF257/LF355/LF356/LF357 **LF155/LF156/LF256/LF257/LF355/LF356/LF357**

Typical Applications (Continued)

Low Drift Peak Detector

- By adding D1 and R_f, V_{D1}=0 during hold mode. Leakage of D2 provided by feedback path through R_f.
- Leakage of circuit is essentially I_b (LF155, LF156) plus capacitor leakage of Cp.
- Diode D3 clamps V_{OUT} (A1) to V_{IN}-V_{D3} to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be $<< 1/2\pi R_f C_{D2}$ where C_{D2} is the shunt capacitance of D2.

Inverting Unity Gain for LF157

- System V_{OS} adjusted via A2 V_{OS} adjust
- Trim R3 to boost up CMRR to 120 dB. Instrumentation amplifier resistor array recommended for best accuracy and lowest drift

- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time T_A , estimated by:

$$
T_A \cong \left[\frac{2R_{ON}, V_{IN}, C_h}{S_r}\right]^{1/2} \text{ provided that:}
$$
\n
$$
V_{IN} < 2\pi S_r R_{ON} C_h \text{ and } T_A > \frac{V_{IN} C_h}{I_{OUT(MAX)}}, R_{ON} \text{ is of SW1}
$$
\nIf inequality not satisfied: $T_A \cong \frac{V_{IN} C_h}{20 \text{ mA}}$

- LF156 develops full S_r output capability for $V_{IN} \ge 1V$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2

LF155/LF156/LF256/LF257/LF355/LF356/LF357 **LF155/LF156/LF256/LF257/LF355/LF356/LF357**

Typical Applications (Continued)

- By closing the loop through A2, the V_{OUT} accuracy will be determined uniquely by A1. No V_{OS} adjust required for A2.
- \bullet T_A can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C_C : additional compensation
- Use LF156 for
	- Fast settling time
	- \blacksquare Low V_{OS}

- By adding positive feedback (R2)
- Q increases to 40
- $f_{BP} = 100$ kHz

$$
\frac{V_{\text{OUT}}}{V_{\text{IN}}} = 10\sqrt{\overline{Q}}
$$

- Clean layout recommended
- Response to a 1Vp-p tone burst: 300µs

00564634

- $2R1 = R = 10M\Omega$ $2C = C1 = 300pF$
- Capacitors should be matched to obtain high Q
- f_{NOTCH} = 120 Hz, notch = -55 dB, Q > 100
- Use LF155 for
	- \blacksquare Low I_B
	- **Low supply current**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.